Regviz

Silicon Labs /SiM3_NRND /SIM3U164_B /USB_0 /CRCONTROL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CRCONTROL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3U167_B/USB_0/CRCONTROL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)OLEN 0 (FULL_SPEED)LSCRMD 0 (DISABLED)CRSSEN 0 (DISABLED)CREN

CREN=DISABLED, CRSSEN=DISABLED, LSCRMD=FULL_SPEED, OLEN=DISABLED

Description

Clock Recovery Control

Fields

OLEN

Oscillator Open-Loop Mode Enable.

0 (DISABLED): Do not freeze the USB oscillator output frequency (closed loop mode).

1 (ENABLED): Freeze the USB oscillator output frequency (open loop mode).
LSCRMD

Low Speed Clock Recovery Mode.

0 (FULL_SPEED): Full Speed Mode.

1 (LOW_SPEED): Low Speed Mode.
CRSSEN

Clock Recovery Single Step Enable.

0 (DISABLED): Normal calibration mode.

1 (ENABLED): Single step mode.
CREN

Clock Recovery Enable.

0 (DISABLED): Disable clock recovery.

1 (ENABLED): Enable clock recovery.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data